69 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			69 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
// SPDX-License-Identifier: GPL-2.0+
 | 
						|
/*
 | 
						|
 * pci.c -- WindRiver SBC8349 PCI board support.
 | 
						|
 * Copyright (c) 2006 Wind River Systems, Inc.
 | 
						|
 * Copyright (C) 2006-2009 Freescale Semiconductor, Inc.
 | 
						|
 *
 | 
						|
 * Based on MPC8349 PCI support but w/o PIB related code.
 | 
						|
 */
 | 
						|
 | 
						|
#include <asm/mmu.h>
 | 
						|
#include <asm/io.h>
 | 
						|
#include <common.h>
 | 
						|
#include <mpc83xx.h>
 | 
						|
#include <pci.h>
 | 
						|
#include <i2c.h>
 | 
						|
#include <asm/fsl_i2c.h>
 | 
						|
 | 
						|
static struct pci_region pci1_regions[] = {
 | 
						|
	{
 | 
						|
		bus_start: CONFIG_SYS_PCI1_MEM_BASE,
 | 
						|
		phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
 | 
						|
		size: CONFIG_SYS_PCI1_MEM_SIZE,
 | 
						|
		flags: PCI_REGION_MEM | PCI_REGION_PREFETCH
 | 
						|
	},
 | 
						|
	{
 | 
						|
		bus_start: CONFIG_SYS_PCI1_IO_BASE,
 | 
						|
		phys_start: CONFIG_SYS_PCI1_IO_PHYS,
 | 
						|
		size: CONFIG_SYS_PCI1_IO_SIZE,
 | 
						|
		flags: PCI_REGION_IO
 | 
						|
	},
 | 
						|
	{
 | 
						|
		bus_start: CONFIG_SYS_PCI1_MMIO_BASE,
 | 
						|
		phys_start: CONFIG_SYS_PCI1_MMIO_PHYS,
 | 
						|
		size: CONFIG_SYS_PCI1_MMIO_SIZE,
 | 
						|
		flags: PCI_REGION_MEM
 | 
						|
	},
 | 
						|
};
 | 
						|
 | 
						|
/*
 | 
						|
 * pci_init_board()
 | 
						|
 *
 | 
						|
 * NOTICE: PCI2 is not supported. There is only one
 | 
						|
 * physical PCI slot on the board.
 | 
						|
 *
 | 
						|
 */
 | 
						|
void
 | 
						|
pci_init_board(void)
 | 
						|
{
 | 
						|
	volatile immap_t *immr = (volatile immap_t *)CONFIG_SYS_IMMR;
 | 
						|
	volatile clk83xx_t *clk = (volatile clk83xx_t *)&immr->clk;
 | 
						|
	volatile law83xx_t *pci_law = immr->sysconf.pcilaw;
 | 
						|
	struct pci_region *reg[] = { pci1_regions };
 | 
						|
 | 
						|
	/* Enable all 8 PCI_CLK_OUTPUTS */
 | 
						|
	clk->occr = 0xff000000;
 | 
						|
	udelay(2000);
 | 
						|
 | 
						|
	/* Configure PCI Local Access Windows */
 | 
						|
	pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR;
 | 
						|
	pci_law[0].ar = LAWAR_EN | LAWAR_SIZE_1G;
 | 
						|
 | 
						|
	pci_law[1].bar = CONFIG_SYS_PCI1_IO_PHYS & LAWBAR_BAR;
 | 
						|
	pci_law[1].ar = LAWAR_EN | LAWAR_SIZE_4M;
 | 
						|
 | 
						|
	udelay(2000);
 | 
						|
 | 
						|
	mpc83xx_pci_init(1, reg);
 | 
						|
}
 |