98 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			98 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| // SPDX-License-Identifier: GPL-2.0+
 | |
| /*
 | |
|  * Copyright 2015 Freescale Semiconductor, Inc.
 | |
|  *
 | |
|  * Author: Chunhe Lan <Chunhe.Lan@freescale.com>
 | |
|  */
 | |
| 
 | |
| #include <common.h>
 | |
| #include <console.h>
 | |
| #include <environment.h>
 | |
| #include <asm/spl.h>
 | |
| #include <malloc.h>
 | |
| #include <ns16550.h>
 | |
| #include <nand.h>
 | |
| #include <mmc.h>
 | |
| #include <fsl_esdhc.h>
 | |
| #include <i2c.h>
 | |
| 
 | |
| #include "t4rdb.h"
 | |
| 
 | |
| #define FSL_CORENET_CCSR_PORSR1_RCW_MASK	0xFF800000
 | |
| 
 | |
| DECLARE_GLOBAL_DATA_PTR;
 | |
| 
 | |
| phys_size_t get_effective_memsize(void)
 | |
| {
 | |
| 	return CONFIG_SYS_L3_SIZE;
 | |
| }
 | |
| 
 | |
| unsigned long get_board_sys_clk(void)
 | |
| {
 | |
| 	return CONFIG_SYS_CLK_FREQ;
 | |
| }
 | |
| 
 | |
| unsigned long get_board_ddr_clk(void)
 | |
| {
 | |
| 	return CONFIG_DDR_CLK_FREQ;
 | |
| }
 | |
| 
 | |
| void board_init_f(ulong bootflag)
 | |
| {
 | |
| 	u32 plat_ratio, sys_clk, ccb_clk;
 | |
| 	ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
 | |
| 
 | |
| 	/* Memcpy existing GD at CONFIG_SPL_GD_ADDR */
 | |
| 	memcpy((void *)CONFIG_SPL_GD_ADDR, (void *)gd, sizeof(gd_t));
 | |
| 
 | |
| 	/* Update GD pointer */
 | |
| 	gd = (gd_t *)(CONFIG_SPL_GD_ADDR);
 | |
| 
 | |
| 	/* compiler optimization barrier needed for GCC >= 3.4 */
 | |
| 	__asm__ __volatile__("" : : : "memory");
 | |
| 
 | |
| 	console_init_f();
 | |
| 
 | |
| 	/* initialize selected port with appropriate baud rate */
 | |
| 	sys_clk = get_board_sys_clk();
 | |
| 	plat_ratio = (in_be32(&gur->rcwsr[0]) >> 25) & 0x1f;
 | |
| 	ccb_clk = sys_clk * plat_ratio / 2;
 | |
| 
 | |
| 	NS16550_init((NS16550_t)CONFIG_SYS_NS16550_COM1,
 | |
| 		     ccb_clk / 16 / CONFIG_BAUDRATE);
 | |
| 
 | |
| 	puts("\nSD boot...\n");
 | |
| 
 | |
| 	relocate_code(CONFIG_SPL_RELOC_STACK, (gd_t *)CONFIG_SPL_GD_ADDR, 0x0);
 | |
| }
 | |
| 
 | |
| void board_init_r(gd_t *gd, ulong dest_addr)
 | |
| {
 | |
| 	bd_t *bd;
 | |
| 
 | |
| 	bd = (bd_t *)(gd + sizeof(gd_t));
 | |
| 	memset(bd, 0, sizeof(bd_t));
 | |
| 	gd->bd = bd;
 | |
| 	bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR;
 | |
| 	bd->bi_memsize = CONFIG_SYS_L3_SIZE;
 | |
| 
 | |
| 	arch_cpu_init();
 | |
| 	get_clocks();
 | |
| 	mem_malloc_init(CONFIG_SPL_RELOC_MALLOC_ADDR,
 | |
| 			CONFIG_SPL_RELOC_MALLOC_SIZE);
 | |
| 	gd->flags |= GD_FLG_FULL_MALLOC_INIT;
 | |
| 
 | |
| 	mmc_initialize(bd);
 | |
| 	mmc_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
 | |
| 			   (uchar *)CONFIG_ENV_ADDR);
 | |
| 
 | |
| 	gd->env_addr  = (ulong)(CONFIG_ENV_ADDR);
 | |
| 	gd->env_valid = ENV_VALID;
 | |
| 
 | |
| 	i2c_init_all();
 | |
| 
 | |
| 	dram_init();
 | |
| 
 | |
| 	mmc_boot();
 | |
| }
 | 
