430 lines
12 KiB
C
Executable File
430 lines
12 KiB
C
Executable File
/*
|
|
* Broadcom AMBA Interconnect definitions.
|
|
*
|
|
* Copyright (C) 1999-2019, Broadcom.
|
|
*
|
|
* Unless you and Broadcom execute a separate written software license
|
|
* agreement governing use of this software, this software is licensed to you
|
|
* under the terms of the GNU General Public License version 2 (the "GPL"),
|
|
* available at http://www.broadcom.com/licenses/GPLv2.php, with the
|
|
* following added to such license:
|
|
*
|
|
* As a special exception, the copyright holders of this software give you
|
|
* permission to link this software with independent modules, and to copy and
|
|
* distribute the resulting executable under terms of your choice, provided that
|
|
* you also meet, for each linked independent module, the terms and conditions of
|
|
* the license of that module. An independent module is a module which is not
|
|
* derived from this software. The special exception does not apply to any
|
|
* modifications of the software.
|
|
*
|
|
* Notwithstanding the above, under no circumstances may you combine this
|
|
* software in any way with any other Broadcom software provided under a license
|
|
* other than the GPL, without Broadcom's express prior written consent.
|
|
*
|
|
*
|
|
* <<Broadcom-WL-IPTag/Open:>>
|
|
*
|
|
* $Id: aidmp.h 617751 2016-02-08 09:04:22Z $
|
|
*/
|
|
|
|
#ifndef _AIDMP_H
|
|
#define _AIDMP_H
|
|
|
|
/* Manufacturer Ids */
|
|
#define MFGID_ARM 0x43b
|
|
#define MFGID_BRCM 0x4bf
|
|
#define MFGID_MIPS 0x4a7
|
|
|
|
/* Component Classes */
|
|
#define CC_SIM 0
|
|
#define CC_EROM 1
|
|
#define CC_CORESIGHT 9
|
|
#define CC_VERIF 0xb
|
|
#define CC_OPTIMO 0xd
|
|
#define CC_GEN 0xe
|
|
#define CC_PRIMECELL 0xf
|
|
|
|
/* Enumeration ROM registers */
|
|
#define ER_EROMENTRY 0x000
|
|
#define ER_REMAPCONTROL 0xe00
|
|
#define ER_REMAPSELECT 0xe04
|
|
#define ER_MASTERSELECT 0xe10
|
|
#define ER_ITCR 0xf00
|
|
#define ER_ITIP 0xf04
|
|
|
|
/* Erom entries */
|
|
#define ER_TAG 0xe
|
|
#define ER_TAG1 0x6
|
|
#define ER_VALID 1
|
|
#define ER_CI 0
|
|
#define ER_MP 2
|
|
#define ER_ADD 4
|
|
#define ER_END 0xe
|
|
#define ER_BAD 0xffffffff
|
|
#define ER_SZ_MAX 4096 /* 4KB */
|
|
|
|
/* EROM CompIdentA */
|
|
#define CIA_MFG_MASK 0xfff00000
|
|
#define CIA_MFG_SHIFT 20
|
|
#define CIA_CID_MASK 0x000fff00
|
|
#define CIA_CID_SHIFT 8
|
|
#define CIA_CCL_MASK 0x000000f0
|
|
#define CIA_CCL_SHIFT 4
|
|
|
|
/* EROM CompIdentB */
|
|
#define CIB_REV_MASK 0xff000000
|
|
#define CIB_REV_SHIFT 24
|
|
#define CIB_NSW_MASK 0x00f80000
|
|
#define CIB_NSW_SHIFT 19
|
|
#define CIB_NMW_MASK 0x0007c000
|
|
#define CIB_NMW_SHIFT 14
|
|
#define CIB_NSP_MASK 0x00003e00
|
|
#define CIB_NSP_SHIFT 9
|
|
#define CIB_NMP_MASK 0x000001f0
|
|
#define CIB_NMP_SHIFT 4
|
|
|
|
/* EROM MasterPortDesc */
|
|
#define MPD_MUI_MASK 0x0000ff00
|
|
#define MPD_MUI_SHIFT 8
|
|
#define MPD_MP_MASK 0x000000f0
|
|
#define MPD_MP_SHIFT 4
|
|
|
|
/* EROM AddrDesc */
|
|
#define AD_ADDR_MASK 0xfffff000
|
|
#define AD_SP_MASK 0x00000f00
|
|
#define AD_SP_SHIFT 8
|
|
#define AD_ST_MASK 0x000000c0
|
|
#define AD_ST_SHIFT 6
|
|
#define AD_ST_SLAVE 0x00000000
|
|
#define AD_ST_BRIDGE 0x00000040
|
|
#define AD_ST_SWRAP 0x00000080
|
|
#define AD_ST_MWRAP 0x000000c0
|
|
#define AD_SZ_MASK 0x00000030
|
|
#define AD_SZ_SHIFT 4
|
|
#define AD_SZ_4K 0x00000000
|
|
#define AD_SZ_8K 0x00000010
|
|
#define AD_SZ_16K 0x00000020
|
|
#define AD_SZ_SZD 0x00000030
|
|
#define AD_AG32 0x00000008
|
|
#define AD_ADDR_ALIGN 0x00000fff
|
|
#define AD_SZ_BASE 0x00001000 /* 4KB */
|
|
|
|
/* EROM SizeDesc */
|
|
#define SD_SZ_MASK 0xfffff000
|
|
#define SD_SG32 0x00000008
|
|
#define SD_SZ_ALIGN 0x00000fff
|
|
|
|
#if !defined(_LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLY__)
|
|
|
|
typedef volatile struct _aidmp {
|
|
uint32 oobselina30; /* 0x000 */
|
|
uint32 oobselina74; /* 0x004 */
|
|
uint32 PAD[6];
|
|
uint32 oobselinb30; /* 0x020 */
|
|
uint32 oobselinb74; /* 0x024 */
|
|
uint32 PAD[6];
|
|
uint32 oobselinc30; /* 0x040 */
|
|
uint32 oobselinc74; /* 0x044 */
|
|
uint32 PAD[6];
|
|
uint32 oobselind30; /* 0x060 */
|
|
uint32 oobselind74; /* 0x064 */
|
|
uint32 PAD[38];
|
|
uint32 oobselouta30; /* 0x100 */
|
|
uint32 oobselouta74; /* 0x104 */
|
|
uint32 PAD[6];
|
|
uint32 oobseloutb30; /* 0x120 */
|
|
uint32 oobseloutb74; /* 0x124 */
|
|
uint32 PAD[6];
|
|
uint32 oobseloutc30; /* 0x140 */
|
|
uint32 oobseloutc74; /* 0x144 */
|
|
uint32 PAD[6];
|
|
uint32 oobseloutd30; /* 0x160 */
|
|
uint32 oobseloutd74; /* 0x164 */
|
|
uint32 PAD[38];
|
|
uint32 oobsynca; /* 0x200 */
|
|
uint32 oobseloutaen; /* 0x204 */
|
|
uint32 PAD[6];
|
|
uint32 oobsyncb; /* 0x220 */
|
|
uint32 oobseloutben; /* 0x224 */
|
|
uint32 PAD[6];
|
|
uint32 oobsyncc; /* 0x240 */
|
|
uint32 oobseloutcen; /* 0x244 */
|
|
uint32 PAD[6];
|
|
uint32 oobsyncd; /* 0x260 */
|
|
uint32 oobseloutden; /* 0x264 */
|
|
uint32 PAD[38];
|
|
uint32 oobaextwidth; /* 0x300 */
|
|
uint32 oobainwidth; /* 0x304 */
|
|
uint32 oobaoutwidth; /* 0x308 */
|
|
uint32 PAD[5];
|
|
uint32 oobbextwidth; /* 0x320 */
|
|
uint32 oobbinwidth; /* 0x324 */
|
|
uint32 oobboutwidth; /* 0x328 */
|
|
uint32 PAD[5];
|
|
uint32 oobcextwidth; /* 0x340 */
|
|
uint32 oobcinwidth; /* 0x344 */
|
|
uint32 oobcoutwidth; /* 0x348 */
|
|
uint32 PAD[5];
|
|
uint32 oobdextwidth; /* 0x360 */
|
|
uint32 oobdinwidth; /* 0x364 */
|
|
uint32 oobdoutwidth; /* 0x368 */
|
|
uint32 PAD[37];
|
|
uint32 ioctrlset; /* 0x400 */
|
|
uint32 ioctrlclear; /* 0x404 */
|
|
uint32 ioctrl; /* 0x408 */
|
|
uint32 PAD[61];
|
|
uint32 iostatus; /* 0x500 */
|
|
uint32 PAD[127];
|
|
uint32 ioctrlwidth; /* 0x700 */
|
|
uint32 iostatuswidth; /* 0x704 */
|
|
uint32 PAD[62];
|
|
uint32 resetctrl; /* 0x800 */
|
|
uint32 resetstatus; /* 0x804 */
|
|
uint32 resetreadid; /* 0x808 */
|
|
uint32 resetwriteid; /* 0x80c */
|
|
uint32 PAD[60];
|
|
uint32 errlogctrl; /* 0x900 */
|
|
uint32 errlogdone; /* 0x904 */
|
|
uint32 errlogstatus; /* 0x908 */
|
|
uint32 errlogaddrlo; /* 0x90c */
|
|
uint32 errlogaddrhi; /* 0x910 */
|
|
uint32 errlogid; /* 0x914 */
|
|
uint32 errloguser; /* 0x918 */
|
|
uint32 errlogflags; /* 0x91c */
|
|
uint32 PAD[56];
|
|
uint32 intstatus; /* 0xa00 */
|
|
uint32 PAD[255];
|
|
uint32 config; /* 0xe00 */
|
|
uint32 PAD[63];
|
|
uint32 itcr; /* 0xf00 */
|
|
uint32 PAD[3];
|
|
uint32 itipooba; /* 0xf10 */
|
|
uint32 itipoobb; /* 0xf14 */
|
|
uint32 itipoobc; /* 0xf18 */
|
|
uint32 itipoobd; /* 0xf1c */
|
|
uint32 PAD[4];
|
|
uint32 itipoobaout; /* 0xf30 */
|
|
uint32 itipoobbout; /* 0xf34 */
|
|
uint32 itipoobcout; /* 0xf38 */
|
|
uint32 itipoobdout; /* 0xf3c */
|
|
uint32 PAD[4];
|
|
uint32 itopooba; /* 0xf50 */
|
|
uint32 itopoobb; /* 0xf54 */
|
|
uint32 itopoobc; /* 0xf58 */
|
|
uint32 itopoobd; /* 0xf5c */
|
|
uint32 PAD[4];
|
|
uint32 itopoobain; /* 0xf70 */
|
|
uint32 itopoobbin; /* 0xf74 */
|
|
uint32 itopoobcin; /* 0xf78 */
|
|
uint32 itopoobdin; /* 0xf7c */
|
|
uint32 PAD[4];
|
|
uint32 itopreset; /* 0xf90 */
|
|
uint32 PAD[15];
|
|
uint32 peripherialid4; /* 0xfd0 */
|
|
uint32 peripherialid5; /* 0xfd4 */
|
|
uint32 peripherialid6; /* 0xfd8 */
|
|
uint32 peripherialid7; /* 0xfdc */
|
|
uint32 peripherialid0; /* 0xfe0 */
|
|
uint32 peripherialid1; /* 0xfe4 */
|
|
uint32 peripherialid2; /* 0xfe8 */
|
|
uint32 peripherialid3; /* 0xfec */
|
|
uint32 componentid0; /* 0xff0 */
|
|
uint32 componentid1; /* 0xff4 */
|
|
uint32 componentid2; /* 0xff8 */
|
|
uint32 componentid3; /* 0xffc */
|
|
} aidmp_t;
|
|
|
|
#endif /* !_LANGUAGE_ASSEMBLY && !__ASSEMBLY__ */
|
|
|
|
/* Out-of-band Router registers */
|
|
#define OOB_BUSCONFIG 0x020
|
|
#define OOB_STATUSA 0x100
|
|
#define OOB_STATUSB 0x104
|
|
#define OOB_STATUSC 0x108
|
|
#define OOB_STATUSD 0x10c
|
|
#define OOB_ENABLEA0 0x200
|
|
#define OOB_ENABLEA1 0x204
|
|
#define OOB_ENABLEA2 0x208
|
|
#define OOB_ENABLEA3 0x20c
|
|
#define OOB_ENABLEB0 0x280
|
|
#define OOB_ENABLEB1 0x284
|
|
#define OOB_ENABLEB2 0x288
|
|
#define OOB_ENABLEB3 0x28c
|
|
#define OOB_ENABLEC0 0x300
|
|
#define OOB_ENABLEC1 0x304
|
|
#define OOB_ENABLEC2 0x308
|
|
#define OOB_ENABLEC3 0x30c
|
|
#define OOB_ENABLED0 0x380
|
|
#define OOB_ENABLED1 0x384
|
|
#define OOB_ENABLED2 0x388
|
|
#define OOB_ENABLED3 0x38c
|
|
#define OOB_ITCR 0xf00
|
|
#define OOB_ITIPOOBA 0xf10
|
|
#define OOB_ITIPOOBB 0xf14
|
|
#define OOB_ITIPOOBC 0xf18
|
|
#define OOB_ITIPOOBD 0xf1c
|
|
#define OOB_ITOPOOBA 0xf30
|
|
#define OOB_ITOPOOBB 0xf34
|
|
#define OOB_ITOPOOBC 0xf38
|
|
#define OOB_ITOPOOBD 0xf3c
|
|
|
|
/* DMP wrapper registers */
|
|
#define AI_OOBSELINA30 0x000
|
|
#define AI_OOBSELINA74 0x004
|
|
#define AI_OOBSELINB30 0x020
|
|
#define AI_OOBSELINB74 0x024
|
|
#define AI_OOBSELINC30 0x040
|
|
#define AI_OOBSELINC74 0x044
|
|
#define AI_OOBSELIND30 0x060
|
|
#define AI_OOBSELIND74 0x064
|
|
#define AI_OOBSELOUTA30 0x100
|
|
#define AI_OOBSELOUTA74 0x104
|
|
#define AI_OOBSELOUTB30 0x120
|
|
#define AI_OOBSELOUTB74 0x124
|
|
#define AI_OOBSELOUTC30 0x140
|
|
#define AI_OOBSELOUTC74 0x144
|
|
#define AI_OOBSELOUTD30 0x160
|
|
#define AI_OOBSELOUTD74 0x164
|
|
#define AI_OOBSYNCA 0x200
|
|
#define AI_OOBSELOUTAEN 0x204
|
|
#define AI_OOBSYNCB 0x220
|
|
#define AI_OOBSELOUTBEN 0x224
|
|
#define AI_OOBSYNCC 0x240
|
|
#define AI_OOBSELOUTCEN 0x244
|
|
#define AI_OOBSYNCD 0x260
|
|
#define AI_OOBSELOUTDEN 0x264
|
|
#define AI_OOBAEXTWIDTH 0x300
|
|
#define AI_OOBAINWIDTH 0x304
|
|
#define AI_OOBAOUTWIDTH 0x308
|
|
#define AI_OOBBEXTWIDTH 0x320
|
|
#define AI_OOBBINWIDTH 0x324
|
|
#define AI_OOBBOUTWIDTH 0x328
|
|
#define AI_OOBCEXTWIDTH 0x340
|
|
#define AI_OOBCINWIDTH 0x344
|
|
#define AI_OOBCOUTWIDTH 0x348
|
|
#define AI_OOBDEXTWIDTH 0x360
|
|
#define AI_OOBDINWIDTH 0x364
|
|
#define AI_OOBDOUTWIDTH 0x368
|
|
|
|
#define AI_IOCTRLSET 0x400
|
|
#define AI_IOCTRLCLEAR 0x404
|
|
#define AI_IOCTRL 0x408
|
|
#define AI_IOSTATUS 0x500
|
|
#define AI_RESETCTRL 0x800
|
|
#define AI_RESETSTATUS 0x804
|
|
|
|
#define AI_IOCTRLWIDTH 0x700
|
|
#define AI_IOSTATUSWIDTH 0x704
|
|
|
|
#define AI_RESETREADID 0x808
|
|
#define AI_RESETWRITEID 0x80c
|
|
#define AI_ERRLOGCTRL 0x900
|
|
#define AI_ERRLOGDONE 0x904
|
|
#define AI_ERRLOGSTATUS 0x908
|
|
#define AI_ERRLOGADDRLO 0x90c
|
|
#define AI_ERRLOGADDRHI 0x910
|
|
#define AI_ERRLOGID 0x914
|
|
#define AI_ERRLOGUSER 0x918
|
|
#define AI_ERRLOGFLAGS 0x91c
|
|
#define AI_INTSTATUS 0xa00
|
|
#define AI_CONFIG 0xe00
|
|
#define AI_ITCR 0xf00
|
|
#define AI_ITIPOOBA 0xf10
|
|
#define AI_ITIPOOBB 0xf14
|
|
#define AI_ITIPOOBC 0xf18
|
|
#define AI_ITIPOOBD 0xf1c
|
|
#define AI_ITIPOOBAOUT 0xf30
|
|
#define AI_ITIPOOBBOUT 0xf34
|
|
#define AI_ITIPOOBCOUT 0xf38
|
|
#define AI_ITIPOOBDOUT 0xf3c
|
|
#define AI_ITOPOOBA 0xf50
|
|
#define AI_ITOPOOBB 0xf54
|
|
#define AI_ITOPOOBC 0xf58
|
|
#define AI_ITOPOOBD 0xf5c
|
|
#define AI_ITOPOOBAIN 0xf70
|
|
#define AI_ITOPOOBBIN 0xf74
|
|
#define AI_ITOPOOBCIN 0xf78
|
|
#define AI_ITOPOOBDIN 0xf7c
|
|
#define AI_ITOPRESET 0xf90
|
|
#define AI_PERIPHERIALID4 0xfd0
|
|
#define AI_PERIPHERIALID5 0xfd4
|
|
#define AI_PERIPHERIALID6 0xfd8
|
|
#define AI_PERIPHERIALID7 0xfdc
|
|
#define AI_PERIPHERIALID0 0xfe0
|
|
#define AI_PERIPHERIALID1 0xfe4
|
|
#define AI_PERIPHERIALID2 0xfe8
|
|
#define AI_PERIPHERIALID3 0xfec
|
|
#define AI_COMPONENTID0 0xff0
|
|
#define AI_COMPONENTID1 0xff4
|
|
#define AI_COMPONENTID2 0xff8
|
|
#define AI_COMPONENTID3 0xffc
|
|
|
|
/* resetctrl */
|
|
#define AIRC_RESET 1
|
|
|
|
/* errlogctrl */
|
|
#define AIELC_TO_EXP_MASK 0x0000001f0 /* backplane timeout exponent */
|
|
#define AIELC_TO_EXP_SHIFT 4
|
|
#define AIELC_TO_ENAB_SHIFT 9 /* backplane timeout enable */
|
|
|
|
/* errlogdone */
|
|
#define AIELD_ERRDONE_MASK 0x3
|
|
|
|
/* errlogstatus */
|
|
#define AIELS_SLAVE_ERR 0x1
|
|
#define AIELS_TIMEOUT 0x2
|
|
#define AIELS_DECODE 0x3
|
|
#define AIELS_TIMEOUT_MASK 0x3
|
|
|
|
/* errorlog status bit map, for SW use */
|
|
#define AXI_WRAP_STS_NONE (0)
|
|
#define AXI_WRAP_STS_TIMEOUT (1<<0)
|
|
#define AXI_WRAP_STS_SLAVE_ERR (1<<1)
|
|
#define AXI_WRAP_STS_DECODE_ERR (1<<2)
|
|
#define AXI_WRAP_STS_PCI_RD_ERR (1<<3)
|
|
#define AXI_WRAP_STS_WRAP_RD_ERR (1<<4)
|
|
#define AXI_WRAP_STS_SET_CORE_FAIL (1<<5)
|
|
|
|
/* errlogFrags */
|
|
#define AXI_ERRLOG_FLAGS_WRITE_REQ (1<<24)
|
|
|
|
/* config */
|
|
#define AICFG_OOB 0x00000020
|
|
#define AICFG_IOS 0x00000010
|
|
#define AICFG_IOC 0x00000008
|
|
#define AICFG_TO 0x00000004
|
|
#define AICFG_ERRL 0x00000002
|
|
#define AICFG_RST 0x00000001
|
|
|
|
/* bit defines for AI_OOBSELOUTB74 reg */
|
|
#define OOB_SEL_OUTEN_B_5 15
|
|
#define OOB_SEL_OUTEN_B_6 23
|
|
|
|
/* AI_OOBSEL for A/B/C/D, 0-7 */
|
|
#define AI_OOBSEL_MASK 0x1F
|
|
#define AI_OOBSEL_0_SHIFT 0
|
|
#define AI_OOBSEL_1_SHIFT 8
|
|
#define AI_OOBSEL_2_SHIFT 16
|
|
#define AI_OOBSEL_3_SHIFT 24
|
|
#define AI_OOBSEL_4_SHIFT 0
|
|
#define AI_OOBSEL_5_SHIFT 8
|
|
#define AI_OOBSEL_6_SHIFT 16
|
|
#define AI_OOBSEL_7_SHIFT 24
|
|
#define AI_IOCTRL_ENABLE_D11_PME (1 << 14)
|
|
|
|
/* bit Specific for AI_OOBSELOUTB30 */
|
|
#define OOB_B_ALP_REQUEST 0
|
|
#define OOB_B_HT_REQUEST 1
|
|
#define OOB_B_ILP_REQUEST 2
|
|
#define OOB_B_ALP_AVAIL_REQUEST 3
|
|
#define OOB_B_HT_AVAIL_REQUEST 4
|
|
|
|
/* mask for interrupts from each core to wrapper */
|
|
#define AI_OOBSELINA74_CORE_MASK 0x80808080
|
|
#define AI_OOBSELINA30_CORE_MASK 0x80808080
|
|
|
|
/* axi id mask in the error log id */
|
|
#define AI_ERRLOGID_AXI_ID_MASK 0x07
|
|
|
|
#endif /* _AIDMP_H */
|