163 lines
4.6 KiB
C
163 lines
4.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2013
|
|
* Texas Instruments Incorporated.
|
|
* Lokesh Vutla <lokeshvutla@ti.com>
|
|
*
|
|
* Configuration settings for the TI DRA7XX board.
|
|
* See ti_omap5_common.h for omap5 common settings.
|
|
*/
|
|
|
|
#ifndef __CONFIG_DRA7XX_EVM_H
|
|
#define __CONFIG_DRA7XX_EVM_H
|
|
|
|
#include <environment/ti/dfu.h>
|
|
|
|
#define CONFIG_IODELAY_RECALIBRATION
|
|
|
|
#define CONFIG_VERY_BIG_RAM
|
|
#define CONFIG_MAX_MEM_MAPPED 0x80000000
|
|
|
|
#ifndef CONFIG_QSPI_BOOT
|
|
/* MMC ENV related defines */
|
|
#define CONFIG_SYS_MMC_ENV_DEV 1 /* SLOT2: eMMC(1) */
|
|
#define CONFIG_ENV_SIZE (128 << 10)
|
|
#define CONFIG_ENV_OFFSET 0x260000
|
|
#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
|
|
#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
|
|
#endif
|
|
|
|
#if (CONFIG_CONS_INDEX == 1)
|
|
#define CONSOLEDEV "ttyO0"
|
|
#elif (CONFIG_CONS_INDEX == 3)
|
|
#define CONSOLEDEV "ttyO2"
|
|
#endif
|
|
#define CONFIG_SYS_NS16550_COM1 UART1_BASE /* Base EVM has UART0 */
|
|
#define CONFIG_SYS_NS16550_COM2 UART2_BASE /* UART2 */
|
|
#define CONFIG_SYS_NS16550_COM3 UART3_BASE /* UART3 */
|
|
|
|
#define CONFIG_ENV_EEPROM_IS_ON_I2C
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* Main EEPROM */
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
|
|
|
|
#define CONFIG_SYS_OMAP_ABE_SYSCK
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
#define DFUARGS \
|
|
"dfu_bufsiz=0x10000\0" \
|
|
DFU_ALT_INFO_MMC \
|
|
DFU_ALT_INFO_EMMC \
|
|
DFU_ALT_INFO_RAM \
|
|
DFU_ALT_INFO_QSPI
|
|
#endif
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
#undef CONFIG_CMD_BOOTD
|
|
#ifdef CONFIG_SPL_DFU
|
|
#define CONFIG_SPL_LOAD_FIT_ADDRESS 0x80200000
|
|
#define DFUARGS \
|
|
"dfu_bufsiz=0x10000\0" \
|
|
DFU_ALT_INFO_RAM
|
|
#endif
|
|
#endif
|
|
|
|
#include <configs/ti_omap5_common.h>
|
|
|
|
/* Enhance our eMMC support / experience. */
|
|
#define CONFIG_HSMMC2_8BIT
|
|
|
|
/* CPSW Ethernet */
|
|
#define CONFIG_BOOTP_DNS2
|
|
#define CONFIG_BOOTP_SEND_HOSTNAME
|
|
#define CONFIG_NET_RETRY_COUNT 10
|
|
#define CONFIG_PHY_TI
|
|
|
|
/* SPI */
|
|
#define CONFIG_TI_SPI_MMAP
|
|
#define CONFIG_QSPI_QUAD_SUPPORT
|
|
|
|
/*
|
|
* Default to using SPI for environment, etc.
|
|
* 0x000000 - 0x040000 : QSPI.SPL (256KiB)
|
|
* 0x040000 - 0x140000 : QSPI.u-boot (1MiB)
|
|
* 0x140000 - 0x1C0000 : QSPI.u-boot-spl-os (512KiB)
|
|
* 0x1C0000 - 0x1D0000 : QSPI.u-boot-env (64KiB)
|
|
* 0x1D0000 - 0x1E0000 : QSPI.u-boot-env.backup1 (64KiB)
|
|
* 0x1E0000 - 0x9E0000 : QSPI.kernel (8MiB)
|
|
* 0x9E0000 - 0x2000000 : USERLAND
|
|
*/
|
|
#define CONFIG_SYS_SPI_KERNEL_OFFS 0x1E0000
|
|
#define CONFIG_SYS_SPI_ARGS_OFFS 0x140000
|
|
#define CONFIG_SYS_SPI_ARGS_SIZE 0x80000
|
|
#if defined(CONFIG_QSPI_BOOT)
|
|
#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
|
|
#define CONFIG_ENV_SIZE (64 << 10)
|
|
#define CONFIG_ENV_SECT_SIZE (64 << 10) /* 64 KB sectors */
|
|
#define CONFIG_ENV_OFFSET 0x1C0000
|
|
#define CONFIG_ENV_OFFSET_REDUND 0x1D0000
|
|
#endif
|
|
|
|
/* SPI SPL */
|
|
#define CONFIG_TI_EDMA3
|
|
#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x40000
|
|
|
|
#define CONFIG_SUPPORT_EMMC_BOOT
|
|
|
|
/* USB xHCI HOST */
|
|
#define CONFIG_USB_XHCI_OMAP
|
|
|
|
#define CONFIG_OMAP_USB2PHY2_HOST
|
|
|
|
/* SATA */
|
|
#define CONFIG_SCSI_AHCI_PLAT
|
|
|
|
/* NAND support */
|
|
#ifdef CONFIG_NAND
|
|
/* NAND: device related configs */
|
|
#define CONFIG_SYS_NAND_PAGE_SIZE 2048
|
|
#define CONFIG_SYS_NAND_OOBSIZE 64
|
|
#define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
|
|
#define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
|
|
CONFIG_SYS_NAND_PAGE_SIZE)
|
|
#define CONFIG_SYS_NAND_5_ADDR_CYCLE
|
|
/* NAND: driver related configs */
|
|
#define CONFIG_SYS_NAND_ONFI_DETECTION
|
|
#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_BCH8_CODE_HW
|
|
#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
|
|
#define CONFIG_SYS_NAND_ECCPOS { 2, 3, 4, 5, 6, 7, 8, 9, \
|
|
10, 11, 12, 13, 14, 15, 16, 17, \
|
|
18, 19, 20, 21, 22, 23, 24, 25, \
|
|
26, 27, 28, 29, 30, 31, 32, 33, \
|
|
34, 35, 36, 37, 38, 39, 40, 41, \
|
|
42, 43, 44, 45, 46, 47, 48, 49, \
|
|
50, 51, 52, 53, 54, 55, 56, 57, }
|
|
#define CONFIG_SYS_NAND_ECCSIZE 512
|
|
#define CONFIG_SYS_NAND_ECCBYTES 14
|
|
#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x000c0000
|
|
/* NAND: SPL related configs */
|
|
/* NAND: SPL falcon mode configs */
|
|
#ifdef CONFIG_SPL_OS_BOOT
|
|
#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x00200000 /* kernel offset */
|
|
#endif
|
|
#endif /* !CONFIG_NAND */
|
|
|
|
/* Parallel NOR Support */
|
|
#if defined(CONFIG_NOR)
|
|
/* NOR: device related configs */
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 512
|
|
#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
|
|
#define CONFIG_SYS_FLASH_SIZE (64 * 1024 * 1024) /* 64 MB */
|
|
/* #define CONFIG_INIT_IGNORE_ERROR */
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#define CONFIG_SYS_FLASH_BASE (0x08000000)
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
|
|
/* Reduce SPL size by removing unlikey targets */
|
|
#ifdef CONFIG_NOR_BOOT
|
|
#define CONFIG_ENV_SECT_SIZE (128 * 1024) /* 128 KiB */
|
|
#define CONFIG_ENV_OFFSET 0x001c0000
|
|
#define CONFIG_ENV_OFFSET_REDUND 0x001e0000
|
|
#endif
|
|
#endif /* NOR support */
|
|
|
|
#endif /* __CONFIG_DRA7XX_EVM_H */
|