25 lines
		
	
	
		
			595 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			25 lines
		
	
	
		
			595 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| * ARC700 incore Interrupt Controller
 | |
| 
 | |
|   The core interrupt controller provides 32 prioritised interrupts (2 levels)
 | |
|   to ARC700 core.
 | |
| 
 | |
| Properties:
 | |
| 
 | |
| - compatible: "snps,arc700-intc"
 | |
| - interrupt-controller: This is an interrupt controller.
 | |
| - #interrupt-cells: Must be <1>.
 | |
| 
 | |
|   Single Cell "interrupts" property of a device specifies the IRQ number
 | |
|   between 0 to 31
 | |
| 
 | |
|   intc accessed via the special ARC AUX register interface, hence "reg" property
 | |
|   is not specified.
 | |
| 
 | |
| Example:
 | |
| 
 | |
| 	intc: interrupt-controller {
 | |
| 		compatible = "snps,arc700-intc";
 | |
| 		interrupt-controller;
 | |
| 		#interrupt-cells = <1>;
 | |
| 	};
 | 
