138 lines
2.4 KiB
INI
Executable File
138 lines
2.4 KiB
INI
Executable File
ini_ver = 0x10211104
|
|
#DMA freq PLL 0x[XX][0x84][0x83][0x82]=12*(0x84*256*256+0x83*256+0x82)/131072
|
|
pllratio = 0x002A4000
|
|
#Dram Configuration register(0xF0000000)
|
|
config_reg = 0x00016084
|
|
#Dram Timming0 Register(0xF0000008)
|
|
timing_reg0 = 0x10707507
|
|
#Dram Timming1 Register(0xF000000C)
|
|
timing_reg1 = 0x0F55004F
|
|
#Dram Timming2 Register(0xF0000010)
|
|
timing_reg2 = 0x0010191A
|
|
#Dram Timming3 Register(0xF0000014)
|
|
timing_reg3 = 0x00000403
|
|
#Dram Timming4 Register(0xF0000040)
|
|
timing_reg4 = 0x02000000
|
|
#Engineer Register1(0xC0000050)
|
|
engineer_reg = 0x00280D21
|
|
#ODT Register(0xF0000024)
|
|
odt_reg = 0x00000000
|
|
# reg_0B
|
|
reg_0B = 0xC0
|
|
# reg_0D
|
|
reg_0D = 0x0E
|
|
# reg_0F
|
|
reg_0F = 0x0D
|
|
# reg_17
|
|
reg_17 = 0x00
|
|
# reg_20
|
|
reg_20 = 0x01
|
|
# reg_21
|
|
reg_21 = 0x01
|
|
# reg_38
|
|
reg_38 = 0x07
|
|
# reg_39
|
|
reg_39 = 0x07
|
|
# reg_40
|
|
reg_40 = 0x0D
|
|
# reg_41
|
|
reg_41 = 0x0D
|
|
# reg_42
|
|
reg_42 = 0x08
|
|
# reg_43
|
|
reg_43 = 0x08
|
|
# reg_44
|
|
reg_44 = 0x08
|
|
# reg_45
|
|
reg_45 = 0x08
|
|
# reg_46
|
|
reg_46 = 0x08
|
|
# reg_47
|
|
reg_47 = 0x08
|
|
# reg_53
|
|
reg_53 = 0x07
|
|
# reg_54
|
|
reg_54 = 0x0B
|
|
# reg_55
|
|
reg_55 = 0x00
|
|
# reg_56
|
|
reg_56 = 0x00
|
|
# reg_57
|
|
reg_57 = 0x0B
|
|
# reg_58
|
|
reg_58 = 0x07
|
|
# reg_59
|
|
reg_59 = 0x0E
|
|
# reg_5A
|
|
reg_5A = 0x0E
|
|
# reg_61
|
|
reg_61 = 0x00
|
|
# reg_64
|
|
reg_64 = 0x44
|
|
# reg_85
|
|
reg_85 = 0x00
|
|
# reg_86
|
|
reg_86 = 0x00
|
|
# reg_89
|
|
reg_89 = 0x00
|
|
# reg_8A
|
|
reg_8A = 0x00
|
|
# reg_AE
|
|
reg_AE = 0x15
|
|
# reg_AF
|
|
reg_AF = 0x1C
|
|
# reg_B0
|
|
reg_B0 = 0x73
|
|
# reg_B1
|
|
reg_B1 = 0x53
|
|
# reg_B2
|
|
reg_B2 = 0x15
|
|
# reg_B3
|
|
reg_B3 = 0x1C
|
|
# reg_B7
|
|
reg_B7 = 0x13
|
|
# reg_B8
|
|
reg_B8 = 0x76
|
|
# reg_D5
|
|
reg_D5 = 0x0B
|
|
# reg_D6
|
|
reg_D6 = 0x0B
|
|
# reg_DE
|
|
reg_DE = 0x04
|
|
# descew_c1_reg00
|
|
descew_c1_reg00 = 0x77
|
|
# descew_c1_reg01
|
|
descew_c1_reg01 = 0x77
|
|
# descew_c1_reg02
|
|
descew_c1_reg02 = 0x77
|
|
# descew_c1_reg03
|
|
descew_c1_reg03 = 0x77
|
|
# descew_c1_reg04
|
|
descew_c1_reg04 = 0x77
|
|
# descew_c1_reg05
|
|
descew_c1_reg05 = 0x76
|
|
# descew_c1_reg06
|
|
descew_c1_reg06 = 0x76
|
|
# descew_c1_reg07
|
|
descew_c1_reg07 = 0x76
|
|
# descew_c1_reg08
|
|
descew_c1_reg08 = 0x76
|
|
# descew_c1_reg09
|
|
descew_c1_reg09 = 0x76
|
|
# descew_c1_reg0A
|
|
descew_c1_reg0A = 0x76
|
|
# descew_c1_reg0B
|
|
descew_c1_reg0B = 0x76
|
|
# descew_c1_reg0C
|
|
descew_c1_reg0C = 0x76
|
|
# descew_c1_reg0D
|
|
descew_c1_reg0D = 0x76
|
|
# descew_c1_reg0E
|
|
descew_c1_reg0E = 0x77
|
|
# descew_c1_reg0F
|
|
descew_c1_reg0F = 0x77
|
|
# descew_c1_reg10
|
|
descew_c1_reg10 = 0x77
|
|
# descew_c1_reg11
|
|
descew_c1_reg11 = 0x77
|
|
#end |