750 lines
18 KiB
Plaintext
750 lines
18 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Device Tree Include file for Freescale Layerscape-1043A family SoC.
|
|
*
|
|
* Copyright 2014-2015 Freescale Semiconductor, Inc.
|
|
*
|
|
* Mingkai Hu <Mingkai.hu@freescale.com>
|
|
*/
|
|
|
|
#include <dt-bindings/thermal/thermal.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
/ {
|
|
compatible = "fsl,ls1043a";
|
|
interrupt-parent = <&gic>;
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
aliases {
|
|
fman0 = &fman0;
|
|
ethernet0 = &enet0;
|
|
ethernet1 = &enet1;
|
|
ethernet2 = &enet2;
|
|
ethernet3 = &enet3;
|
|
ethernet4 = &enet4;
|
|
ethernet5 = &enet5;
|
|
ethernet6 = &enet6;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
/*
|
|
* We expect the enable-method for cpu's to be "psci", but this
|
|
* is dependent on the SoC FW, which will fill this in.
|
|
*
|
|
* Currently supported enable-method is psci v0.2
|
|
*/
|
|
cpu0: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x0>;
|
|
clocks = <&clockgen 1 0>;
|
|
next-level-cache = <&l2>;
|
|
cpu-idle-states = <&CPU_PH20>;
|
|
#cooling-cells = <2>;
|
|
};
|
|
|
|
cpu1: cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x1>;
|
|
clocks = <&clockgen 1 0>;
|
|
next-level-cache = <&l2>;
|
|
cpu-idle-states = <&CPU_PH20>;
|
|
#cooling-cells = <2>;
|
|
};
|
|
|
|
cpu2: cpu@2 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x2>;
|
|
clocks = <&clockgen 1 0>;
|
|
next-level-cache = <&l2>;
|
|
cpu-idle-states = <&CPU_PH20>;
|
|
#cooling-cells = <2>;
|
|
};
|
|
|
|
cpu3: cpu@3 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x3>;
|
|
clocks = <&clockgen 1 0>;
|
|
next-level-cache = <&l2>;
|
|
cpu-idle-states = <&CPU_PH20>;
|
|
#cooling-cells = <2>;
|
|
};
|
|
|
|
l2: l2-cache {
|
|
compatible = "cache";
|
|
};
|
|
};
|
|
|
|
idle-states {
|
|
/*
|
|
* PSCI node is not added default, U-boot will add missing
|
|
* parts if it determines to use PSCI.
|
|
*/
|
|
entry-method = "psci";
|
|
|
|
CPU_PH20: cpu-ph20 {
|
|
compatible = "arm,idle-state";
|
|
idle-state-name = "PH20";
|
|
arm,psci-suspend-param = <0x0>;
|
|
entry-latency-us = <1000>;
|
|
exit-latency-us = <1000>;
|
|
min-residency-us = <3000>;
|
|
};
|
|
};
|
|
|
|
memory@80000000 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x80000000 0 0x80000000>;
|
|
/* DRAM space 1, size: 2GiB DRAM */
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
bman_fbpr: bman-fbpr {
|
|
compatible = "shared-dma-pool";
|
|
size = <0 0x1000000>;
|
|
alignment = <0 0x1000000>;
|
|
no-map;
|
|
};
|
|
|
|
qman_fqd: qman-fqd {
|
|
compatible = "shared-dma-pool";
|
|
size = <0 0x400000>;
|
|
alignment = <0 0x400000>;
|
|
no-map;
|
|
};
|
|
|
|
qman_pfdr: qman-pfdr {
|
|
compatible = "shared-dma-pool";
|
|
size = <0 0x2000000>;
|
|
alignment = <0 0x2000000>;
|
|
no-map;
|
|
};
|
|
};
|
|
|
|
sysclk: sysclk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <100000000>;
|
|
clock-output-names = "sysclk";
|
|
};
|
|
|
|
reboot {
|
|
compatible ="syscon-reboot";
|
|
regmap = <&dcfg>;
|
|
offset = <0xb0>;
|
|
mask = <0x02>;
|
|
};
|
|
|
|
thermal-zones {
|
|
cpu_thermal: cpu-thermal {
|
|
polling-delay-passive = <1000>;
|
|
polling-delay = <5000>;
|
|
|
|
thermal-sensors = <&tmu 3>;
|
|
|
|
trips {
|
|
cpu_alert: cpu-alert {
|
|
temperature = <85000>;
|
|
hysteresis = <2000>;
|
|
type = "passive";
|
|
};
|
|
cpu_crit: cpu-crit {
|
|
temperature = <95000>;
|
|
hysteresis = <2000>;
|
|
type = "critical";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
map0 {
|
|
trip = <&cpu_alert>;
|
|
cooling-device =
|
|
<&cpu0 THERMAL_NO_LIMIT
|
|
THERMAL_NO_LIMIT>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv8-timer";
|
|
interrupts = <1 13 0xf08>, /* Physical Secure PPI */
|
|
<1 14 0xf08>, /* Physical Non-Secure PPI */
|
|
<1 11 0xf08>, /* Virtual PPI */
|
|
<1 10 0xf08>; /* Hypervisor PPI */
|
|
fsl,erratum-a008585;
|
|
};
|
|
|
|
pmu {
|
|
compatible = "arm,armv8-pmuv3";
|
|
interrupts = <0 106 0x4>,
|
|
<0 107 0x4>,
|
|
<0 95 0x4>,
|
|
<0 97 0x4>;
|
|
interrupt-affinity = <&cpu0>,
|
|
<&cpu1>,
|
|
<&cpu2>,
|
|
<&cpu3>;
|
|
};
|
|
|
|
gic: interrupt-controller@1400000 {
|
|
compatible = "arm,gic-400";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
reg = <0x0 0x1401000 0 0x1000>, /* GICD */
|
|
<0x0 0x1402000 0 0x2000>, /* GICC */
|
|
<0x0 0x1404000 0 0x2000>, /* GICH */
|
|
<0x0 0x1406000 0 0x2000>; /* GICV */
|
|
interrupts = <1 9 0xf08>;
|
|
};
|
|
|
|
soc: soc {
|
|
compatible = "simple-bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
clockgen: clocking@1ee1000 {
|
|
compatible = "fsl,ls1043a-clockgen";
|
|
reg = <0x0 0x1ee1000 0x0 0x1000>;
|
|
#clock-cells = <2>;
|
|
clocks = <&sysclk>;
|
|
};
|
|
|
|
scfg: scfg@1570000 {
|
|
compatible = "fsl,ls1043a-scfg", "syscon";
|
|
reg = <0x0 0x1570000 0x0 0x10000>;
|
|
big-endian;
|
|
};
|
|
|
|
crypto: crypto@1700000 {
|
|
compatible = "fsl,sec-v5.4", "fsl,sec-v5.0",
|
|
"fsl,sec-v4.0";
|
|
fsl,sec-era = <3>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x0 0x00 0x1700000 0x100000>;
|
|
reg = <0x00 0x1700000 0x0 0x100000>;
|
|
interrupts = <0 75 0x4>;
|
|
|
|
sec_jr0: jr@10000 {
|
|
compatible = "fsl,sec-v5.4-job-ring",
|
|
"fsl,sec-v5.0-job-ring",
|
|
"fsl,sec-v4.0-job-ring";
|
|
reg = <0x10000 0x10000>;
|
|
interrupts = <0 71 0x4>;
|
|
};
|
|
|
|
sec_jr1: jr@20000 {
|
|
compatible = "fsl,sec-v5.4-job-ring",
|
|
"fsl,sec-v5.0-job-ring",
|
|
"fsl,sec-v4.0-job-ring";
|
|
reg = <0x20000 0x10000>;
|
|
interrupts = <0 72 0x4>;
|
|
};
|
|
|
|
sec_jr2: jr@30000 {
|
|
compatible = "fsl,sec-v5.4-job-ring",
|
|
"fsl,sec-v5.0-job-ring",
|
|
"fsl,sec-v4.0-job-ring";
|
|
reg = <0x30000 0x10000>;
|
|
interrupts = <0 73 0x4>;
|
|
};
|
|
|
|
sec_jr3: jr@40000 {
|
|
compatible = "fsl,sec-v5.4-job-ring",
|
|
"fsl,sec-v5.0-job-ring",
|
|
"fsl,sec-v4.0-job-ring";
|
|
reg = <0x40000 0x10000>;
|
|
interrupts = <0 74 0x4>;
|
|
};
|
|
};
|
|
|
|
dcfg: dcfg@1ee0000 {
|
|
compatible = "fsl,ls1043a-dcfg", "syscon";
|
|
reg = <0x0 0x1ee0000 0x0 0x10000>;
|
|
big-endian;
|
|
};
|
|
|
|
ifc: ifc@1530000 {
|
|
compatible = "fsl,ifc", "simple-bus";
|
|
reg = <0x0 0x1530000 0x0 0x10000>;
|
|
big-endian;
|
|
interrupts = <0 43 0x4>;
|
|
};
|
|
|
|
qspi: spi@1550000 {
|
|
compatible = "fsl,ls1043a-qspi", "fsl,ls1021a-qspi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x0 0x1550000 0x0 0x10000>,
|
|
<0x0 0x40000000 0x0 0x4000000>;
|
|
reg-names = "QuadSPI", "QuadSPI-memory";
|
|
interrupts = <0 99 0x4>;
|
|
clock-names = "qspi_en", "qspi";
|
|
clocks = <&clockgen 4 0>, <&clockgen 4 0>;
|
|
big-endian;
|
|
status = "disabled";
|
|
};
|
|
|
|
esdhc: esdhc@1560000 {
|
|
compatible = "fsl,ls1043a-esdhc", "fsl,esdhc";
|
|
reg = <0x0 0x1560000 0x0 0x10000>;
|
|
interrupts = <0 62 0x4>;
|
|
clock-frequency = <0>;
|
|
voltage-ranges = <1800 1800 3300 3300>;
|
|
sdhci,auto-cmd12;
|
|
big-endian;
|
|
bus-width = <4>;
|
|
};
|
|
|
|
ddr: memory-controller@1080000 {
|
|
compatible = "fsl,qoriq-memory-controller";
|
|
reg = <0x0 0x1080000 0x0 0x1000>;
|
|
interrupts = <0 144 0x4>;
|
|
big-endian;
|
|
};
|
|
|
|
tmu: tmu@1f00000 {
|
|
compatible = "fsl,qoriq-tmu";
|
|
reg = <0x0 0x1f00000 0x0 0x10000>;
|
|
interrupts = <0 33 0x4>;
|
|
fsl,tmu-range = <0xb0000 0x9002a 0x6004c 0x30062>;
|
|
fsl,tmu-calibration = <0x00000000 0x00000026
|
|
0x00000001 0x0000002d
|
|
0x00000002 0x00000032
|
|
0x00000003 0x00000039
|
|
0x00000004 0x0000003f
|
|
0x00000005 0x00000046
|
|
0x00000006 0x0000004d
|
|
0x00000007 0x00000054
|
|
0x00000008 0x0000005a
|
|
0x00000009 0x00000061
|
|
0x0000000a 0x0000006a
|
|
0x0000000b 0x00000071
|
|
|
|
0x00010000 0x00000025
|
|
0x00010001 0x0000002c
|
|
0x00010002 0x00000035
|
|
0x00010003 0x0000003d
|
|
0x00010004 0x00000045
|
|
0x00010005 0x0000004e
|
|
0x00010006 0x00000057
|
|
0x00010007 0x00000061
|
|
0x00010008 0x0000006b
|
|
0x00010009 0x00000076
|
|
|
|
0x00020000 0x00000029
|
|
0x00020001 0x00000033
|
|
0x00020002 0x0000003d
|
|
0x00020003 0x00000049
|
|
0x00020004 0x00000056
|
|
0x00020005 0x00000061
|
|
0x00020006 0x0000006d
|
|
|
|
0x00030000 0x00000021
|
|
0x00030001 0x0000002a
|
|
0x00030002 0x0000003c
|
|
0x00030003 0x0000004e>;
|
|
#thermal-sensor-cells = <1>;
|
|
};
|
|
|
|
qman: qman@1880000 {
|
|
compatible = "fsl,qman";
|
|
reg = <0x0 0x1880000 0x0 0x10000>;
|
|
interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
|
|
memory-region = <&qman_fqd &qman_pfdr>;
|
|
};
|
|
|
|
bman: bman@1890000 {
|
|
compatible = "fsl,bman";
|
|
reg = <0x0 0x1890000 0x0 0x10000>;
|
|
interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
|
|
memory-region = <&bman_fbpr>;
|
|
};
|
|
|
|
bportals: bman-portals@508000000 {
|
|
ranges = <0x0 0x5 0x08000000 0x8000000>;
|
|
};
|
|
|
|
qportals: qman-portals@500000000 {
|
|
ranges = <0x0 0x5 0x00000000 0x8000000>;
|
|
};
|
|
|
|
dspi0: spi@2100000 {
|
|
compatible = "fsl,ls1043a-dspi", "fsl,ls1021a-v1.0-dspi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x0 0x2100000 0x0 0x10000>;
|
|
interrupts = <0 64 0x4>;
|
|
clock-names = "dspi";
|
|
clocks = <&clockgen 4 0>;
|
|
spi-num-chipselects = <5>;
|
|
big-endian;
|
|
status = "disabled";
|
|
};
|
|
|
|
dspi1: spi@2110000 {
|
|
compatible = "fsl,ls1043a-dspi", "fsl,ls1021a-v1.0-dspi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x0 0x2110000 0x0 0x10000>;
|
|
interrupts = <0 65 0x4>;
|
|
clock-names = "dspi";
|
|
clocks = <&clockgen 4 0>;
|
|
spi-num-chipselects = <5>;
|
|
big-endian;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c0: i2c@2180000 {
|
|
compatible = "fsl,vf610-i2c";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x0 0x2180000 0x0 0x10000>;
|
|
interrupts = <0 56 0x4>;
|
|
clock-names = "i2c";
|
|
clocks = <&clockgen 4 0>;
|
|
dmas = <&edma0 1 39>,
|
|
<&edma0 1 38>;
|
|
dma-names = "tx", "rx";
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c1: i2c@2190000 {
|
|
compatible = "fsl,vf610-i2c";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x0 0x2190000 0x0 0x10000>;
|
|
interrupts = <0 57 0x4>;
|
|
clock-names = "i2c";
|
|
clocks = <&clockgen 4 0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c2: i2c@21a0000 {
|
|
compatible = "fsl,vf610-i2c";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x0 0x21a0000 0x0 0x10000>;
|
|
interrupts = <0 58 0x4>;
|
|
clock-names = "i2c";
|
|
clocks = <&clockgen 4 0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c3: i2c@21b0000 {
|
|
compatible = "fsl,vf610-i2c";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x0 0x21b0000 0x0 0x10000>;
|
|
interrupts = <0 59 0x4>;
|
|
clock-names = "i2c";
|
|
clocks = <&clockgen 4 0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
duart0: serial@21c0500 {
|
|
compatible = "fsl,ns16550", "ns16550a";
|
|
reg = <0x00 0x21c0500 0x0 0x100>;
|
|
interrupts = <0 54 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
};
|
|
|
|
duart1: serial@21c0600 {
|
|
compatible = "fsl,ns16550", "ns16550a";
|
|
reg = <0x00 0x21c0600 0x0 0x100>;
|
|
interrupts = <0 54 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
};
|
|
|
|
duart2: serial@21d0500 {
|
|
compatible = "fsl,ns16550", "ns16550a";
|
|
reg = <0x0 0x21d0500 0x0 0x100>;
|
|
interrupts = <0 55 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
};
|
|
|
|
duart3: serial@21d0600 {
|
|
compatible = "fsl,ns16550", "ns16550a";
|
|
reg = <0x0 0x21d0600 0x0 0x100>;
|
|
interrupts = <0 55 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
};
|
|
|
|
gpio1: gpio@2300000 {
|
|
compatible = "fsl,ls1043a-gpio", "fsl,qoriq-gpio";
|
|
reg = <0x0 0x2300000 0x0 0x10000>;
|
|
interrupts = <0 66 0x4>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
};
|
|
|
|
gpio2: gpio@2310000 {
|
|
compatible = "fsl,ls1043a-gpio", "fsl,qoriq-gpio";
|
|
reg = <0x0 0x2310000 0x0 0x10000>;
|
|
interrupts = <0 67 0x4>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
};
|
|
|
|
gpio3: gpio@2320000 {
|
|
compatible = "fsl,ls1043a-gpio", "fsl,qoriq-gpio";
|
|
reg = <0x0 0x2320000 0x0 0x10000>;
|
|
interrupts = <0 68 0x4>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
};
|
|
|
|
gpio4: gpio@2330000 {
|
|
compatible = "fsl,ls1043a-gpio", "fsl,qoriq-gpio";
|
|
reg = <0x0 0x2330000 0x0 0x10000>;
|
|
interrupts = <0 134 0x4>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
};
|
|
|
|
lpuart0: serial@2950000 {
|
|
compatible = "fsl,ls1021a-lpuart";
|
|
reg = <0x0 0x2950000 0x0 0x1000>;
|
|
interrupts = <0 48 0x4>;
|
|
clocks = <&clockgen 0 0>;
|
|
clock-names = "ipg";
|
|
status = "disabled";
|
|
};
|
|
|
|
lpuart1: serial@2960000 {
|
|
compatible = "fsl,ls1021a-lpuart";
|
|
reg = <0x0 0x2960000 0x0 0x1000>;
|
|
interrupts = <0 49 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
clock-names = "ipg";
|
|
status = "disabled";
|
|
};
|
|
|
|
lpuart2: serial@2970000 {
|
|
compatible = "fsl,ls1021a-lpuart";
|
|
reg = <0x0 0x2970000 0x0 0x1000>;
|
|
interrupts = <0 50 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
clock-names = "ipg";
|
|
status = "disabled";
|
|
};
|
|
|
|
lpuart3: serial@2980000 {
|
|
compatible = "fsl,ls1021a-lpuart";
|
|
reg = <0x0 0x2980000 0x0 0x1000>;
|
|
interrupts = <0 51 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
clock-names = "ipg";
|
|
status = "disabled";
|
|
};
|
|
|
|
lpuart4: serial@2990000 {
|
|
compatible = "fsl,ls1021a-lpuart";
|
|
reg = <0x0 0x2990000 0x0 0x1000>;
|
|
interrupts = <0 52 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
clock-names = "ipg";
|
|
status = "disabled";
|
|
};
|
|
|
|
lpuart5: serial@29a0000 {
|
|
compatible = "fsl,ls1021a-lpuart";
|
|
reg = <0x0 0x29a0000 0x0 0x1000>;
|
|
interrupts = <0 53 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
clock-names = "ipg";
|
|
status = "disabled";
|
|
};
|
|
|
|
wdog0: wdog@2ad0000 {
|
|
compatible = "fsl,ls1043a-wdt", "fsl,imx21-wdt";
|
|
reg = <0x0 0x2ad0000 0x0 0x10000>;
|
|
interrupts = <0 83 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
clock-names = "wdog";
|
|
big-endian;
|
|
};
|
|
|
|
edma0: edma@2c00000 {
|
|
#dma-cells = <2>;
|
|
compatible = "fsl,vf610-edma";
|
|
reg = <0x0 0x2c00000 0x0 0x10000>,
|
|
<0x0 0x2c10000 0x0 0x10000>,
|
|
<0x0 0x2c20000 0x0 0x10000>;
|
|
interrupts = <0 103 0x4>,
|
|
<0 103 0x4>;
|
|
interrupt-names = "edma-tx", "edma-err";
|
|
dma-channels = <32>;
|
|
big-endian;
|
|
clock-names = "dmamux0", "dmamux1";
|
|
clocks = <&clockgen 4 0>,
|
|
<&clockgen 4 0>;
|
|
};
|
|
|
|
usb0: usb3@2f00000 {
|
|
compatible = "snps,dwc3";
|
|
reg = <0x0 0x2f00000 0x0 0x10000>;
|
|
interrupts = <0 60 0x4>;
|
|
dr_mode = "host";
|
|
snps,quirk-frame-length-adjustment = <0x20>;
|
|
snps,dis_rxdet_inp3_quirk;
|
|
};
|
|
|
|
usb1: usb3@3000000 {
|
|
compatible = "snps,dwc3";
|
|
reg = <0x0 0x3000000 0x0 0x10000>;
|
|
interrupts = <0 61 0x4>;
|
|
dr_mode = "host";
|
|
snps,quirk-frame-length-adjustment = <0x20>;
|
|
snps,dis_rxdet_inp3_quirk;
|
|
};
|
|
|
|
usb2: usb3@3100000 {
|
|
compatible = "snps,dwc3";
|
|
reg = <0x0 0x3100000 0x0 0x10000>;
|
|
interrupts = <0 63 0x4>;
|
|
dr_mode = "host";
|
|
snps,quirk-frame-length-adjustment = <0x20>;
|
|
snps,dis_rxdet_inp3_quirk;
|
|
};
|
|
|
|
sata: sata@3200000 {
|
|
compatible = "fsl,ls1043a-ahci";
|
|
reg = <0x0 0x3200000 0x0 0x10000>,
|
|
<0x0 0x20140520 0x0 0x4>;
|
|
reg-names = "ahci", "sata-ecc";
|
|
interrupts = <0 69 0x4>;
|
|
clocks = <&clockgen 4 0>;
|
|
dma-coherent;
|
|
};
|
|
|
|
msi1: msi-controller1@1571000 {
|
|
compatible = "fsl,ls1043a-msi";
|
|
reg = <0x0 0x1571000 0x0 0x8>;
|
|
msi-controller;
|
|
interrupts = <0 116 0x4>;
|
|
};
|
|
|
|
msi2: msi-controller2@1572000 {
|
|
compatible = "fsl,ls1043a-msi";
|
|
reg = <0x0 0x1572000 0x0 0x8>;
|
|
msi-controller;
|
|
interrupts = <0 126 0x4>;
|
|
};
|
|
|
|
msi3: msi-controller3@1573000 {
|
|
compatible = "fsl,ls1043a-msi";
|
|
reg = <0x0 0x1573000 0x0 0x8>;
|
|
msi-controller;
|
|
interrupts = <0 160 0x4>;
|
|
};
|
|
|
|
pcie@3400000 {
|
|
compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
|
|
reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */
|
|
0x40 0x00000000 0x0 0x00002000>; /* configuration space */
|
|
reg-names = "regs", "config";
|
|
interrupts = <0 118 0x4>, /* controller interrupt */
|
|
<0 117 0x4>; /* PME interrupt */
|
|
interrupt-names = "intr", "pme";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
dma-coherent;
|
|
num-lanes = <4>;
|
|
bus-range = <0x0 0xff>;
|
|
ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */
|
|
0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
|
|
msi-parent = <&msi1>, <&msi2>, <&msi3>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 7>;
|
|
interrupt-map = <0000 0 0 1 &gic 0 110 0x4>,
|
|
<0000 0 0 2 &gic 0 111 0x4>,
|
|
<0000 0 0 3 &gic 0 112 0x4>,
|
|
<0000 0 0 4 &gic 0 113 0x4>;
|
|
};
|
|
|
|
pcie@3500000 {
|
|
compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
|
|
reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */
|
|
0x48 0x00000000 0x0 0x00002000>; /* configuration space */
|
|
reg-names = "regs", "config";
|
|
interrupts = <0 128 0x4>,
|
|
<0 127 0x4>;
|
|
interrupt-names = "intr", "pme";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
dma-coherent;
|
|
num-lanes = <2>;
|
|
bus-range = <0x0 0xff>;
|
|
ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */
|
|
0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
|
|
msi-parent = <&msi1>, <&msi2>, <&msi3>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 7>;
|
|
interrupt-map = <0000 0 0 1 &gic 0 120 0x4>,
|
|
<0000 0 0 2 &gic 0 121 0x4>,
|
|
<0000 0 0 3 &gic 0 122 0x4>,
|
|
<0000 0 0 4 &gic 0 123 0x4>;
|
|
};
|
|
|
|
pcie@3600000 {
|
|
compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
|
|
reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */
|
|
0x50 0x00000000 0x0 0x00002000>; /* configuration space */
|
|
reg-names = "regs", "config";
|
|
interrupts = <0 162 0x4>,
|
|
<0 161 0x4>;
|
|
interrupt-names = "intr", "pme";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
dma-coherent;
|
|
num-lanes = <2>;
|
|
bus-range = <0x0 0xff>;
|
|
ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000 /* downstream I/O */
|
|
0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
|
|
msi-parent = <&msi1>, <&msi2>, <&msi3>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 7>;
|
|
interrupt-map = <0000 0 0 1 &gic 0 154 0x4>,
|
|
<0000 0 0 2 &gic 0 155 0x4>,
|
|
<0000 0 0 3 &gic 0 156 0x4>,
|
|
<0000 0 0 4 &gic 0 157 0x4>;
|
|
};
|
|
};
|
|
|
|
firmware {
|
|
optee {
|
|
compatible = "linaro,optee-tz";
|
|
method = "smc";
|
|
};
|
|
};
|
|
|
|
};
|
|
|
|
#include "qoriq-qman-portals.dtsi"
|
|
#include "qoriq-bman-portals.dtsi"
|